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1. DESIGN REQUIREMENTS
The Electron-Proton Spectrometer (EPS) (Figure 1) will be
placed aboard the Skylab in order to provide data from
which electron and proton radiation dose can be determined.
The EPS has five sensors , each consisting of a shielded
silicon detector, as shown in Figure 2, these provide four
integral electron channels and five integral proton channels
from which can be deduced four differential proton increments.
Primary dose from high energy charged particles can be
calculated utilizing the range energy relation for - •
energy degradation; that is, a charged particle of kinetic
energy E will have an energy E1 after penetrating a shield
with a thickness t. The relation between E and E1 is given
by
R(E') = R(E) - t
Where R(E) and R(E') are the ranges in the shield material
of a particle with kinetic energies E and E1/ respectively.
The energy deposited in a volume at the center point of a
spherical shell of thickness t is the dose at that point
and is given by
D(t, - l.« X «- §. dB-- (22\;' Vdx/-,,\ / E
dF /dE iWhere -*=:, is the differential flux at that point, (75—)
CLC, \ax/E'
is the stopping power for a particle with energy E1 in
the element of volume at the center point of the shield.
Fiaure 1. ELECTRON-PROTON SPECTROMETER
SWEUD
Figure 2. SHIELDED SILICON DETECTOR
All the particles in an energy interval dE about E are degrad-
ed to and contained in the energy interval dE' about E1, so
substituting
dF , dF , ,
d¥ dE ~ dE' dE
into the equation for dose gives
>-/D(t) = 1.6 x 10 "I %? g£J dE
"
1
 [R (E) -t]
where R~ (t) and R~ [R (E) -t] are inverse ranges corres-
ponding to energies whose ranges are t and R(E) -t,
respectively. Hence, it can be seen that determination of
the radiation dose inside a shield can be accomplished with
knowledge of the shield thickness and the differential
spectrum, dF , incident on the shield. In the case of the
Sky lab, the shield thickness comes from the description
of the vehicle geometry and the differential spectrum of
the incident particulate radiation will be provided by
the EPS.
The anticipated differential proton spectrum at an orbit
altitude of 235 nautical miles is shown in Figure 3 and
can be represented by the sum of two expontials
,„ E EQ.F ~ ~r- "~
dE = 2.29 x 106 e 4'88 + 5.33 x 104 e 58775
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Figure 3. DIFFERENTIAL PROTON FLUX
AT 235 NAUTICAL MILES
The anticipated differential electron spectrum at the orbit
altitude of 235 nautical miles is shown in Figure 4. The EPS
will be located on the Command-Service Module as shown in
Figure 1 so as to permit a view of a proximately 2 TT steradians,
The sensitive, element of the EPS sensor is the silicon detec-
tor which consists of a cube of lithium-drifted silicon
crystal, as shown in Figure 5. The detector is operated
as a reverse-biased diode. The ionization created by the
passage of an energetic charged particle through the sensi-
tive volume of the detector is proportional to the energy
lost by the particle and when collected and amplified
provides a signal which is a measure of the energy deposited
in the detector.
Detection of electrons in the desired energy range will be
accomplished by means of a low level discriminator, 200 -
300 keV, on each of the first four detector channels. By
virtue of the low level discrimination the electron .- .
measurements will be integral. Separation of the protons
and electrons will be accomplished by the fact that only a
negligible percentage of electrons can deposit enough
energy to be counted in the proton channels. The electron
channels must be corrected for the response to protons.
^
Electronics discriminator set at approximately 2 MeV will
comprise the five integral proton channels. The proton
flux in four differential energy increments is obtained
by subtraction of the contents of energy-adjacent proton
channels and the use of iterative procedures, if necessary.
The parameters pertinent to the five detector channels are
given in Table I.
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The response of the Integral proton channels to omnidirec-
tional protons has been calculated. The calculation was
based on the range energy relation for energy degradation
and consisted of determining/ as a function of angle, the
portion of the detector thick enough to provide a pathlength
long enough to absorb enough energy to exceed the discrimi-
nator level and integrating over 2 TT steradians.
A calibration program is planned to provide data needed to
confirm the analytic response functions. Since the response
function is strongly dependent upon the dimensions of the
detector sensitive volumes, the detector thicknesses will
be measured by means of penetrating protons from a cyclotron,
Angular response data will be taken for protons to confirm
or correct the analytic response functions. Electron
angular response data will be taken in order to generate
the electron response functions.
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2. SENSOR DESIGN
2.1 DESCRIPTION AND PHYSICS OF DETECTORS
The detectors to be used on the EPS are constructed of
lithium drifted silicon. This type of device is fabricated
by starting with a moderately pure piece of P-type silicon.
Lithium is deposited on one surface of the silicon and then
diffused and drifted throughout the volume of silicon at
elevated temperatures. The lithium, an N-Type (Donor)
material,compensates electrically the principal impurity,
namely, boron (acceptor) resulting in a structure of rather
high resistivity.
The detector is operated basically as a reversed biased
diode (Fig. 1). An ionizing particle, for example a
proton, entering the detector loses energy by ionization
in the silicon creating a series of hole-electron pairs
along its path. Under the influence of the applied
electric field (bias voltage) the holes move toward the
negative electrode and the electrons toward the positive
side setting up a voltage pulse across a load resistor.
This pulse is then amplified and shaped by external
circuitry. The number of hole-electron pairs created
and hence the pulse output is linearly proportional to
the energy lost in the active volume by the incident
ionizing particle. In the case where the particle is stop-
ped in the active volume the pulse output is linearly
proportional to the incident particle energy /• For particles
energetic enough to penetrate the detector the pulse output
will have a more complex energy dependency but will still
be linearly proportional to the energy lost in the detector.
11
This type of detector has the ability to maintain a constant
gain over a wide temperature range. Moreover it operates
with a modest bias voltage of a few hundred volts and is
relatively insensitive to bias voltage changes.
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2.2 LIMITATIONS OF THE DETECTORS
The EPS requirements of a 2 TT steradian acceptance solid
angle and omnidirectionality within this angle require a .
 x
detector of open geometry. Figure 2 shows the geometry of
an EPS detector. The silicon is mounted exposed on an alumi-
num oxide disc which is mounted on a T05 transistor header.
Electrical contact is made to the top of the silicon by a
fine gold wire bonded with conducting cement. The silicon
cube is epoxy bonded to the aluminum oxide disc. The most
probable point of mechanical failure, if incurred, would be
at the bond between the cube and the disc during temp-cycling
and/or vibration. It is intended to temperature cycle and
vibration test each detector as part of the acceptance testing.
As in any type of solid state detector the EPS detectors
exhibit a standing B.C. leakage current which in turn creates-
noise in the detector. The leakage current and hence the
noise are directly proportional to temperature, although non-
linearly. Detector noise affects instrument operation in
two ways: 1) By contributing to the energy resolution and,
2) By contributing false counts. Neither of these are
expected, however, to be significant at the anticipated flight
temperatures.
Construction of this type geometry detector requires leaving
a region of uncompensated P-Type silicon to accomodate the
continued drift of the lithium. The lithium drift rate is
temperature and bias dependent. At the anticipated flight
temperatures, however, the total drift during the mission
is expected to be within tolerable limits.
14
In the EPS detectors particles will enter the five exposed
sides of the silicon cube, and in the case of the more
energetic particles, will completely penetrate. A know-
ledge therefore of the active volume of the detector is
necessary. Previous measurements have shown that the
lateral dimensions can be manufactured rather accurately.
The thickness in the direction of the lithium drift, however,
will be ascertained for each detector by means of nuclear
thickness measurements with a particle accelerator.
15
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3. ELECTRICAL DESIGN
i
3.1 SYSTEM OPERATION ,
The EPS electrical package consists of five systems,
namely:
Scientific Analog System
Data Processor System
Housekeeping System
Power System
Heater System
The functional interdependence of these systems is shown in
Drawing SIC39107146P Block Diagram Electron-Proton Spectro-
meter.
The purpose of the Scientific Analog System (see block
diagram) is to detect the random occurance of current
impulses eminating from EPS detectors, determine if the
total impulse charge exceeds a predetermined value, and
if so submit an output signal for recording by the Data
Processor. There are five scientific channels which are:
Independent
Adjustable in counting level to allow use with
detectors having variable dimensions
Capable of single valued counting-rate performance
to 10 counts per second
Immune to detector generated noise
Each scientific channel is made up of .a preamplifier, a
pulse amplifier, and a dual pulse height discriminator.
17
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The preamplifier converts the detector's current impulse
to a slowly decaying step function whose amplitude is
proportional to the total charge input. The pulse amplifier
filters this step input producing a bipolar waveform at its
output. The dual pulse height discriminator compares the
bipolar wave form to two reference levels. If the input
wave' form exceeds either of these two reference levels,
a corresponding output pulse is directed to a prescaler.
The prescaler generates an output signal for every other
excitation of the discriminator.
The function of the Data Processor is to digitally integrate
the prescaler outputs individually and present the informa-
tion to the spacecraft telemetry system in an acceptable
form under control of the spacecraft. This integration
provides 12 seconds of counting for every 13 seconds of
real time. In addition, the Data Processor accepts analog
housekeeping signals, digitizes them sequentially and
properly mixes this with the scientific information. The
data processor utilizes high reliability, low power TTL logic
in its digital section and high reliability low power ampli-
fiers in its analog to digital converter section. The
Data Processor consists of the following modules:
Sequence Control, Line Receiver, Counter Control
Counter/Memory Module (10)
Digital Data Compressor and Internal Clock
Analog Digital Converter
A/D Control
Multiplexer Module
Output Buffer and Word Sync Generator
20
The Housekeeping System provides signals to the Data
Processor analog to digital converter that yield information
concerning the operational status of all important EPS para-
meters. Those functions monitored include:
detector leakage currents
detector resolutions
electronic package temperature
detector plate temperature
power supply levels
heater status
A time of 208 seconds is required to transmit a. complete
cycle of housekeeping information. Ground based analysis
of this data allows proper manual control of EPS mode of
operation.
The EPS Power System accepts spacecraft power and converts
it to levels required by the EPS. Major subsystems are
the Low Voltage Converter and the Detector Bias Supply.
The Heater System functions in a temperature control
capacity. An internal temperature sensor is continually
monitored by control circuitry. If the package temperature
drops below 0°C, six watts of power is dissipated in the
inner housing structure by skin heaters. When the
temperature rises above 10°C, the six watts of power is
removed«,
21
3.2 SCIENTIFIC ANALOG SYSTEM
3.2.1 PREAMPLIFIER
The EPS preamplifier (Schematic SIC39106631) was designed
to provide amplification of signals from semiconductor
detectors which were exposed to electron and proton radiation
in the energy range between a few keV and several MeV.
The preamplifier was implemented using a charge sensitive
configuration whereby an impulse of current produced by
energy deposition in the detector is transformed into a
fast rising and slow decaying (practically a step function)
voltage signal at the output of the preamplifier where the
peak of this voltage is directly proportional to the amount
of energy deposited in the detector.
The charge sensitive preamplifier '(see block diagram) is
basically an operational amplifier with the loop closed,
through the charge coupling capacitor (Cf) and provides
good gain stability, linearity, and a fast rise time.
Upon absorbing some amount of energy the detector gives off
an impulse of current containing a charge Q.
The time domain output voltage is given by:
1 t
RfCf
Vo(t) = H-s— e
which shows that for very short times the exponential term
will approach 1 and the output voltage will be directly
proportional to the input charge. The feedback capacitor
serves as the constant of proportionality.
7,7.
In the EPS preamplifier, Cf was made variable so as to
provide a means of adjusting the charge conversion gain.
To optimize the performance of the EPS preamplifier, a low
noise, high transconductance FET (Q,) is used as the input
stage.
The detector and the detector bias filter are ac coupled
to the FET's gate electrode.
The preamplifier was designed to operate from a dual power
source, therefore, it is possible to dc couple the output "
to the pulse amplifier, thus improving the system's high
count rate capabilities.
Overall power consumption of the preamplifier is low (144 mw)
and the performance meet all the EPS specifications.
23
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EPS-186
Revised 6-1-72
EPS PREAMPLIFIER
SPECIFICATION
1. Preamplifier Conversion Gain: 29.6 mV/Mev.
2. Output Rise Time vs Input Capacitance
Less than 1.0 nsec/pf.
3. Output Amplitude vs Power Supply Change;
Less than .002 Volt/Volt
4. Input Resolution vs Input Capacitance:
Less than 8.0 keV for Cin up to 30 pf.
Slope above 30 pf approximately .066 keV/pf.
5. Input Resolution vs Temperature;
Less than .04 keV/°C.
6. Output dc Offset Voltage: Between 100 mV and 300 mV.
7. Output Pulse Decay Time Constant:
Approximately 150 ysec.
8. PHA Peak Channel Number vs Preamplifier Input Capacitance
Less than .022%/pf.
9. Output Resistance: 49.9 ft
10. Power Dissipation:
+8.1 volts at 14 mA.
-8.1 volts at 4 mA.
PTOTAL =
26
3.2.2 PULSE AMPLIFIER
The pulse amplifier shapes the preamplifier's output and
amplifies the signal to a level usable by the pulse height
discriminators. Pulse shaping is necessary to minimize
the system resolving time and narrow the bandwidth for good
signal-to-noise ratio. The amplifier output is a bipolar
pulse; this eliminates the need for a baseline restorer
and reduces circuit complexity.
Other requirements are found in the "Pulse Amplifier Specifi-
cations" list. The circuit design has been optimized to
meet these specifications with a minimum of power consumption.
The pulse amplifier is composed of two cascaded active R-C
filters (see pulse amplifier block diagram) . .1- Each filter
contains a differentiator, an operational amplifier and
feedback network.
The first differentiator is combined with an adjustable
pole-zero concellator which is set to cancel the decay time
constant of the preamplifier. This network is shown'in
detail on the Schematic SIC39106627 and consists of R,, R2/
RO t and C, . The second differentiator consists of C,,- and
R2?.
The feedback networks consist of C,Q, cn'.Rio' Rll'
C25' C26' R34' and R35*
27
The operational amplifiers are identical except for the
test output of the second one. This test output is
needed for calibration. To obtain sufficient slew rate
with minimum power consumption the amplifiers are com-
pensated for an open loop frequency response with a 12 dB/
octave roll off. As in the case of the differentiator and
feedback components the compensation values are not given
in the basic schematic but are listed on the assembly
drawing. Diodes CR, , CR2, CR,, CR,, CR., Q , CR,, r CR,-/ an^
CR-.', are used for protection of the transistors. Short
circuit protection is obtained with CR~, CRg, CR, „ , and CR-
The bipolar pulse is obtained by the use of the second
differentiator. Placing this differentiator between
the amplifiers instead of after the second amplifier
results in a requirement for a lower power supply voltage,
therefore, reducing power consumption to about one half.
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.EPS-191
Revised 6-1-72
PULSE AMPLIFIER
SPECIFICATIONS
Pulse Gain: 16.0 ± 8%
Gain Stability:
Temperature Stability: Less than .02%/°C
Stability as a Function of Supply Voltage: Less
than .2% for 0.IV change in both supplies.
Linearity: Less than 1.2% deviation from best straight line
to ± 5V out.
Input Polarity: Positive
Output Polarity:. Positive
Preamp-Post Amp Calibration: +5 V out = 10 mev
Pulse Shaping Time Constants: 360 ns
Pole-Zero Cancellation: Adjustable from 40 ys to infinity.
Overload Recovery: .Recovers from X10 overload in <_ 2 normal
pulse widths to less than lower discrimi-
nator setting.
Output Noise: Less than 1.0 mV FWHM for no input.
Average Baseline Shift with Counting Rate: <_ ± 5 mV
Baseline Stability Based on 10K Feedback Resistor.-+25°C Value:
6.6 mV max, 2 mV typ. •
Temp. Stability: 72 yV/°C max.
As a function of supply voltage: O.lS.mV typ for
a change in both supplies of 0.1V.
31
EPS-191
Revised 6-1-72
Page 2
Output Coupling: Direct.
Discriminator Output Load; 1.3 Kft min, 10 pf max.
Power Requirements: + 8V @ 10.8 mA typ, -8V @ 12.2 mA typ,
220 mw max.
Output Short Circuit Protected
Test Output Load: 4 Kfi min, 60 pf max.
Slew Rate: Greater than 22V/vis for a time constant of 360 ns.
32
EPS-190
Revised 9-22-71
OPERATIONAL AMPLIFIER
SPECIFICATIONS
+25°C except as noted.
Open Loop Gain at 10 KC: 79 to 87 dB.
Open Loop Gain Stability: With temp, from +25°C to -25°C,
less than 10%.
With supply voltage, less than 1%
for 0.1 V charges in both supplies,
Linearity: Less than 12% from -5V to +5V out.
Output: ± 5V Maximum.
Input Offset Voltage (Max): 6.0 mv (2 mv typ.) +60 yV/°C
Input Offset Current (Max): 60 nA + 1.2 nA/°C
Minimum Load Resistance (including feedback network): 660fi
Power Requirements:
± 8V, 100 mw max (90 raw typ).
+8V @ 5.4 ma typ.
-8V @ 6.1 ma typ.
Input Offset Voltage Change with Supply Voltage:
0.13 mv (typ) for any combination of 0.IV change
in supply voltages.
Short Circuit Protected.
For use in the inverting configuration.
33
3.2.3 DUAL DIFFERENTIAL PULSE HEIGHT DISCRIMINATOR
The dual pulse height discriminator consists of two function-
ally identical circuits whose purpose is to determine whether
an energy deposition in the corresponding EPS detector exceeds
two independently predetermined values. Electronically the
two predetermined energy deposition values allow the detection
of electron and proton events above a known energy level.
A functional block diagram is included.
Due to counting-rate requirements, the portion of the input
signal that is observed for analysis by the circuit is
restricted to 1080 nsec for all channels. The time spent
above the circuits threshold becomes vanishingly small for
signals close to the threshold value, however. This requires
the use of an exceptionally fast discriminator and.resulting
output signals may be as short as 20 nsec. Since these
signals must eventually be recorded by the EPS Data Pro-
cessor which is interconnected to the discriminator output
by several inches of unshielded wire, a flip-flop is
included to increase the pulse width to one capable of -
being handled by the lower frequency low-power counte"rs.
An output filter increases the rise time of signals trans-
mitted to the data processor to approximately 30 nsec. In
this way the possibility of internally generated EMI is
minimized.
34
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The Dual Pulse Height Discriminator Performance Specifi-
cation, included, presents the design criteria for this
circuit. All design criteria have been met*
Drawing SIC 39106633 is the schematic diagram of the
Dual Pulse Height Discriminator. Resistors Rl and R2/R12
and R13 serve as an input signal attenuator to reduce the
value of the largest possible positive input signal to the.
derated maximum value of integrated circuit Z1/Z2. Diode
CR1/CR2 serves to clamp the negative portion of any input
signal to a value less than the derated maximum value of •
integrated circuit Z1/Z2. Integrated Circuit Z1/Z2 functions
as a high speed differential amplifier. The input signal is
directed to the amplifier's negative input terminal. When-
ever the negative input terminal becomes more positive than
the positive terminal, the amplifier's output switches from
+4 volts to 0 volts. In this way the amplifier functions as
a differential comparitor. The reference value (trip point)
is determined by Resistors R5, R6, and R7/R8, R9, and RIO
and the reference input voltage. By adjusting the values
of these resistors, the threshold may be preset to any value.-
from 50 keV equivalent energy to 10 MeV equivalent energy.
Resistors R3 and R4/R11 and R14 provide the amplifier with
positive feedback to ensure very crisp (non oscillating)
response by making the amplifier reset point 50 keV equiva-
lent energy less than the trip point. Integrated circuit
Z1/Z2 includes a TTL compatible two input Hand Gate. This
gate logically inverts the output signal to one of 0 volts
to +4 volts. The gate's output is connected to the clock
input of one of the flip-flops in Z3. This flip-flop
36
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changes state each time the comparitor transitions from
0 volts to + 4 volts. The signals are transferred to much
longer ones for processing by the EPS data processor.
Resistor R15, R16 and Capacitor C8/C9 increase the rise
time of the flip-flop output to approximately 30 nsec to
remove the possibility of cross coupling in the wires
connecting the data processor. Resistors R18/R19 serve as
cable terminations for test points' P3/P4. Inductors Ll and
L2/L3 and L4 and Capacitors Cl and C2/C6 and C7 function as
supply line filters to the differential amplifier Zl/Z20
38
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EPS-215
DUAL PULSE HEIGHT DISCRIMINATOR PERFORMANCE SPECIFICATION
1.0 Input Characteristics
A. Impedance: 3.85 kQ
B. Coupling: Direct
C.. Signal Range
1) Normal: 0 to +5 volts bipolar positive
edge leading
2) Overload: +8.0 volts to -10.0 volts continuous
D. Threshold Range:
1) Electron 1 200 keV to 300 keV
2) Electron 2 200 keV to 300 keV
3) Electron 3 200 keV to 300 keV
4) Electron 4 200 keV to 300 keV
5) Proton 1 2.500 MeV to 3,. 500 MeV
6) Proton 2 2.500 MeV to 3.500 MeV
7) Proton 3 2.500 MeV to 3.500 MeV
8) Proton 4 2.500 MeV to 3.500 MeV
9) Proton 5 2.500 MeV to 3.500 MeV
10) Proton 6 0.600 MeV to 1.000 MeV
E. Pulse Pair Time Resolution: < 100 nsec
F. Input Rate (Fixed Frequency): > 5 MHz
2.0 Discriminator Level Stability
A. Temperature
1) 200 keV +3.0%
-25°C to +50°C <-1.5%
2) 7.000 MeV +0.2%
-25°C to +50°C <-0.4%
B. Power Supply Variation
1) 200 keV :
A) +5.0 volt supply (+4.8 VDC to +5.3 VDC) < ^3*5%
B) -5.0 volt'supply (-4.8 VDC to -5.3 VDC)< **
C) +5.0 volt, -5.0 volt supply aggregate (4,8 'VDC to 5.3 VDC
+ 3.5%
39 ' " -4<°%
EPS-215
4-27-71
D) +3.000 volt supply • error equal to fractional
error in supply value
2) 7.000 MeV
A) +5.0 volt supply (+4.8 VDC to +5.3 VDC) ^ Q*5% -
B) -5.0 volt supply (-4.8 VDC to -5.3 VDC) ^Q*5%
C) +5.0 volt, -5.0 volt supply aggregate (4.8 VDC to 5.3 VD
.+1.1%
--0.6%
D) . +3.000 volt supply error equal to fractional
error in supply value
3.0 Discriminator Crispness; < 10 keV
4.0 Discriminator Hysteresis; 50 keV
'5.0 Prescale Factor; 2
6.0 Output Characteristics
A. Signal Output
1) DC levels: TTL
2) Fanout: > 3
3) Rise Time Constant - Fall Time Constant: 10 nsec
B. Test Output
1) DC Levels: TTL
2) Output Impedance:
7.0 Power Requirement
-25°C
+5.0 VDC 43mA
-5.0 VDC 18mA
+3.000 VDC 4mA
0°C
44mA
18mA
4mA
+ 25°C
44mA
21mA
4mA
+50°C
42mA
20mA
4mA
40
3,3 HOUSEKEEPING SYSTEM
A definite requirement exists to measure three detector
parameters in order to determine the quality of each detector.
These parameter measurements are required periodically:
during shelf storage of the EPS flight instruments,, during
the time each flight instrument is mounted on the spacecraft,
and during flight. Having the capability for making these
periodic measurements is of paramount importance to the
overall accuracy of the EPS flight data.
Analysis of the data collected as a result of these measure-
ments maximizes the probability of a successful mission,- by
providing the capability to detect and replace any degraded
detector prior to flight, and by applying correction factors
to the data, if required, during flight.
Because of the different non-related but dependent failure
modes of the detector(s), three parameter measurements are
required. None of these measurements can be eliminated due
to their interdependence, as the remaining measurements will
not give a positive indication of the parameter measurement
or failure mode eliminated.
The required parameter measurements are: 1) detector
temperature, 2) detector leakage current, ajnd 3) detector
resolution. These are discussed in detail below.
Detector Temperature Measurement
Measurement of the temperature of the detectors is required
during flight as leakage current noise and lithium drift
rates are dependent upon the temperature of the detectors.
The leakage current increases 100 percent for approximately
every 8°C increase in detector temperature, and the noise
varies with leakage current, resulting in a deterioration
of detector resolution, and thereby performance.
The lithium drift rate increases with an increase in
temperature in addition to being linearly proportional to .
detector bias. Hence a knowledge of the temperature is
required in order to
1) Partially or totally unbias .the detector if the
temperature rises too high and
2) Allow analytic corrections to the data to be made,
if necessary, because of the increase of detector
active volume caused by the continued lithium drift.
Detector Resolution Noise Monitor __ -
Although the resolution of the detectors varies directly
as a function of temperature, one failure mode of the
detector results in a degradation of resolution which is
independent of temperature. Therefore, a detector
resolution (noise) monitor is required for each of the
five detectors. - .
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The detector noise monitors have been built into each of the
EPS instruments. This approach eliminates any requirement
to disconnect the instrument from the spacecraft to exercise
and monitor the status of the detector resolution prior to
launch. Instead, this measurement may be made by having
spacecraft power applied to the EPS and interpreting the
data fed out by the spacecraft telemetry system. Correction
factors can also be applied to the flight data if required,
by monitoring the detector resolution during flight.
Detector Leakage Current
The leakage current measurement provides a partial indica-
tion of the quality of the detector. Although leakage
current varies directly with temperature, one particular
failure mode of the detectors is that the leakage current
can increase to prohibitive levels independent of the
detector temperature. Therefore, a leakage current monitor-
is provided in the EPS for each detector.
Electronic Status Monitors
All voltages, electronics package temperature, and -heater
ON-OFF status are also monitored as part of the house-
keeping data, and are necessary parameters for overall
evaluation of the instrument prior to launch. All have
redundant channels on the multiplexer. The voltage monitor
data is especially helpful in evaluating malfunctions
or questions relating to data validity in case unusual
data occurs. Package temperature data is required in
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evaluating thermal design and in determining the environ-
ment experienced by the electronic circuitry, especially -:
if the instrument power has been off for long periods in
a cold, or hot environment. The heater monitor provides
status of the heaters, whether in the "On" or "Off:i 'condition.
All housekeeping monitor voltages are conditioned to have
a maximum value of 5 volts.
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3.3.1 DETECTOR LEAKAGE MONITOR
The EPS Detector Leakage Monitor provides a means of
continually measuring the leakage current through the
silicon energy sensing detector by amplifying the voltage
drop across a resistor placed in series with the detector,
as illustrated in the accompanying block diagram.
The Detector Leakage Current Monitor consists of a single
gain stage utilizing a highly stable operational amplifier.
This amplifier, LM 108/883, was specifically chosen because
of its extremely low bias current (< 'InA) and offset
characteristics (< .5mV).
The monitor is capable of responding to a current variation
equal to 1/1000 of the maximum predicted current through
the detector and still outputting a voltage equivalent to
the least significant bit of the EPS A-D Converter (5 rnV) .
Both inputs of the amplifier are protected by using two
series resistors, Rn 0 and R, ,- as shown on SchematicL2. J.O
SIC39106631.
The amplifier's output has built-in protection; a short
circuit of its output to ground for any length of time
will cause no damage to the 1C.
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Power supply voltage changes have little effect on the
monitor's output. A power supply change of ± 1 V
results in a change of ± 1 mV at the output.
fr .' 49
EPS-184
Revised 6-1-72
DETECTOR LEAKAGE MONITOR
SPECIFICATION
1. Maximum Input Current Range:
20 yA Full Scale
2. Maximum Output Voltage into Multiplexer;
5.0 volts
3. Amplifier Non-Inverting DC Voltage Gain
2.43 Volt/Volt
4. Amplifier Output Drift with Temperaturet
Less than .5 mV/°C
5. Equivalent Input Current Drift with Temperatures
Less than .1 nA/°C
6. Transfer Characteristics: ^V ./AI.
250 mV/yA
7. Output Signal Power Supply Rejections
AV less than 1 mv for AVg , = ±1.0 volt
8. Load Driving Capacilitys 1.3 mA maximum into lOKft load.
9. Power Requirements: „ "
+8.1 volts at 1.0 mA maximum
-8.1 volts at .1.0 mA maximum
50
3.3.2 DETECTOR RESOLUTION MONITOR
The EPS Detector Resolution Monitor provides a means of
continually measuring the noise derived from the EPS
detectors. Thus allowing one to evaluate any degradation
. of the detectors which might occur during storage or during
flight.
The resolution monitor senses this noise at the output of
the EPS pulse amplifier and transforms it into a proportion-
al DC voltage which is fed into the EPS multiplexer as
shown in the accompanying block diagram.
The EPS Detector Resolution Monitor averages the input
noise and is implemented with three high performance
operational amplifiers. It is capable of responding to
high frequency noise signals, having a 3 dB bandwidth of
300 KHz.
Two hot carrier diodes, CR3 and CR., shown on Schematic
SIC39106633, are used as the rectifying Detector Resolution
Monitor elements in the monitor's second stage because, of
their inherent low threshold voltages.
The transfer function will be represented by a fourth order
equation relating preamplifier input resolution in keV and
resolution monitor output voltage in volts dc.
*,
The coefficients of this equation shall be determined during
testing and calibration of the resolution monitor cards.
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The output stage can be short circuited to ground indefinite-
ly and the overall circuit may be overloaded to any extent,
without any damage being incurred by the components.
Power supply voltage changes have little effect on the
monitor's output response; A ± 1 volt power supply change
results in less than 10 mV output voltage change.
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EPS-187
Revised 6-1-72
DETECTOR RESOLUTION MONITOR
SPECIFICATION
1. Overall.Noise Gain:
The response curve slope can be adjusted to produce 25 mV dc
at the output of the resolution monitor per keV of detector noise
at the input of the preamplifier.
Maximum nominal output corresponds to 200 keV -of preamplifier
input resolution.
2. Minimum Input Sensitivity:
Approximately 5.5 keV.
3. Input Resolution Transfer Equation:
The transfer function will be represented by a fourth order
equation relating preamplifier input resolution in keV and
resolution monitor output voltage in volts dc.
The coefficients of this equation shall be determined during
testing and calibration of the resolution monitor cards.
4. Resolution Monitor Signal Bandwidth (-3 db) : 300 KHz.
5. Resolution Monitor Input Impedance? 5 Kfi in series with 68 yF,
6. Power Requirements: ±8.1 volts at 10 mA.
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3.3.3 TEMPERATURE MONITORS (DETECTOR AND PACKAGE)
The EPS Temperature Monitors provide a means of accurately
measuring the temperature surrounding the detectors and
electronic hardware in the range between -50°C to +50°C.
The temperature sensors are the PNP transistors which are
biased in their linear region by the resistive bias
network as shown on the Block Diagram.
The transistor DC collector voltage is a linear function
of the emitter-to-base junction voltage and its variation
with temperature.
The temperature monitor response curve is a straight line
given by:
V = 2,500 + 50 x T (mV)
Where T is in °C.
The response curve slope and intersept can be trimmed by
adjusting R., (Ri(J and Rg ^Ri3^ Potentiometers shown on
Schematic SIC39107145.
In order to increase the circuit's ability to reject
power supply'variations, two zener diodes, VR, and VR~,
which are temperature compensated, are used to regulate
the positive and negative supply voltages.
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EPS-185
Revised 6-1-72
PACKAGE AND DETECTOR TEMPERATURE MONITORS
SPECIFICATION
1. Temperature Range: -50°C to +50°C
2. Output Voltage Range: 0.0 to +5.0 Volts
3. Output Voltage Temperature Sensitivity: 50 mV/°C,
4. Worst Case Accuracy? ±1.5°C.
5. Resolution: (,1°C)
6. Power Requirements:
+25 volts at 8.5 mA
-8.1 volts at 2.5 mA
Total power dissipation-: 234 mw
59
3.3.4 VOLTAGE MONITORS
As an aid in troubleshooting the instrument in the event
of a failure and to determine the operational status during
flight, the internal voltages utilized by the EPS are
monitored and read out thru the telemetry link.
There are seven separate low voltages within the EPS
instrument, four positive and three negative. As shown
in the monitor module Schematic Diagram SIC39106643 the
monitor outputs for .the positive voltages are generated
by resistive divider networks referenced to signal ground.
To generate the monitor signals for three negative voltages,
the resistive dividers cannot be referenced to signal ground
since the EPS multiplexer cannot multiplex a negative volt-
age. For this reason, these networks, are.tied to the +8
voltage supply, and the resistor values were selected to
give positive voltages proportional to the negative voltages.
The diodes attached to the negative voltage monitor outputs
ensure that large negative voltages will not be applied to
the input of the multiplexers.
The relationships for the various voltage monitors are:
+8 volt monitor: Vmon (+8) = 0.5 V0o
+5 volt monitor: Vmon ( + 5) = 0.5 V,-
+ 3 volt monitor: Vmon ( + 3) = 0.833 V-,
+25 volt monitor: Vmon (+25) = 0.091 V25
-8 volt monitor: Vmon (-8) = 0.688 Vg - 0.312 V_g
-5 volt monitor: Vmon (-5) = 0.618 Vg - 0.382 V_5
-15 volt monitor: Vmon (-15) = 0.785 VQ - 0.215 V ,,.O — JLD
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3.3.5 DETECTOR BIAS MONITOR SCHEMATIC SIC39106638
The status of the detector bias power supply is determined
by the +350 volt monitor which is part of the housekeeping
data. The voltage monitor resolution is 500 millivolts.
Resistors R9 and RIO shown on drawing SIC39106638 set the
voltage monitor output to 3.5 volts.
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3.3.6 HEATER CONTROL MONITOR
A buffered output from the schmitt trigger in the heater
control circuit is fed to the data processor to provide
the on or off status of heaters Schematic SIC39106639.
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3.4 DATA PROCESSOR SYSTEM
The data processor is required to digitize all data and
present it in the correct format and time to the telemetry
system. The data must be identified so that after shutdown
periods, specific data channels may be quickly recognized.
The data processor section is composed of seventeen modules
mounted on a common motherboard. A pictorial view is shown
in Fig. 1. The module breakdown is as follows:
Counter-Register 10 ea.
Sequence Control, Line Receiver, Counter Control 1 ea.
Data Compressor and Internal Clock 1 ea.
Output Buffer and Word Sync Generator 1 ea.
Analog - Digital Converter 1 ea.
A/D Control 1 ea.
Multiplexer 1 ea.
Monitor Module 1 ea.
The data processor block diagram is shown in Figure 2. Major
interconnect lines are shown and identified to show the
functional relationship between modules.
The data processor power requirement is as follows:
Voltage
+5
_ c
+ 8
-8
-15
Current
620
2.5
7.5
42
1.8
ma
ma
ma
ma
ma
Total
Power
3100
12.5
60
336
27
3535
mW
mW
mW
mW
mW
mW
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There are ten channels of detector information, plus
twenty-one sources of housekeeping information. This data
is processed and formated to be read out on 13 data lines
which are sampled 1 time per second. The EPS Word Format<
and Main Frame Format are shown in Figure 3 and 4 respec-
tively. All timing sequences are referred to a single
clock pulse of one Hertz, which is fed to the instrument
from the CSM. This one Hertz timing signal is referred
to in the interface control document Number MH04-02119-234
as the CTE timing signal.
The major events and related timing is shown in the timing
diagram, Figure 5.
The data processor operates properly from -50°C to +70°C.
All digital circuits operate properly over this temperature
while V is varied from 4.6 volts to 5.3 volts. The
cc
 2
digital circuits are Texas Instrument low power T "L logic,
except for four standard power packages where more drive
capability is required. There are also four low power one-
shot packages from Advanced Micro, and one comparator from
National.
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EPS-172
Revised 9-22-71
GENERAL DATA PROCESSOR SPECIFICATION
The EPS Data Processor consists of a sequence controller,
ten counter registers, a digital data compressor, an
analog to digital converter, A/D control, a 32 channel
analog multiplexer and a parallel output buffer. The
spacecraft information interface consists of thirteen bilevel
data lines and one synchronizing command line. The thirteen
bilevel lines are sampled, in parallel, at a rate of 1 Hz .
with each sample occurring a minimum of 20 milliseconds
after the positive going transition of the 1 Hz synchro-
nizing command. Scientific data accumulation specifications
are:
1. Counting Interval ~ 12 seconds
2.. Recording Interval - 13 seconds
3. Fractional Counter Livetime - 92.3%
244. Counter Capacity - 2 -1 = 16,777,215 events/channel
5. Counting Rate Maximum -2.80 x 10 cps/channel for no
overflow.
6. Readout Format - floating point binary compression,
seven bit data word plus five bit
place word.
7. Digital Accuracy - ±0.5% of value
The EPS Housekeeping data accumulation specifications are:
1. Sample Rate - .154/sec
2. Sample Rate Per Channel - .0048/sec
3. Conversion Gain - 10 bits
4. Number of Channels - 32
5. Address, Range, Resolution, Accuracy — See Table I
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3.4.1 SEQUENCE CONTROL, LINE RECEIVER - COUNTER CONTROL
This module (Schematic SIC39106647) generates the timing
sequence for the thirteen word intervals. The one Hertz
Clock pulse is used in this module to synchronize all data
to the CSM data requirements. The counter control pulses
are also generated in this module and are used to start
the counter, shift the data from the counters to the
registers and reset the counters.
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3.4.2 COUNTER-MEMORY
The Counter-Memory Module (Schematic SIC39106648) contains
a 24-bit counter and 24-bit parallel entry, serial out
shift register. The counter counts pulses fed in at the
PHD input. The counter has a count rate capability of
2.3 Mega Hertz. The counter is gated on by a positive
counter gate signal. The normal count time is 12 seconds.
Data is shifted into the register by the two signals called
Mode and Data Store. The counter is then reset and ready
to start another count cycle. The data is shifted through
the shift register with a 24-pulse train. If the Record
Gate is on, the data stored in the shift register will appear
at the Serial Data output. The 24 pulses per shift cycle
circulate the data by the output gate and return the data to
its original position in. the shift register. The data remains
in the shift register until it is replaced by new data from
the counters during the next data shift operation. There
are ten identical counter-memory modules in the EPS
instrument.
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3.4.3 DIGITAL DATA COMPRESSOR AND INTERNAL CLOCK
The Digital Data Compressor and Internal Clock module
(Schematic SIC39107451) generates the memory clock (for
shifting the digital data in the counter-memory modules),
compresses the digital data so that the seven most signi-
ficant bits are read out, and generates the internal, bi-
phase clock pulses. The data from the shift register is
shifted into the data compressor until a "1" is shifted
into the MSB position, or until 24 shifts occur. The
number of shifts which occur during any one shift cycle is
counted by the 5-bit shift counter. Thus, the data output
consists of 7 bits of data, 5 bits of shift data, or "place",
and 1 bit which is called column sync. The column sync bit
is a "0" except during the second word. Then it is a "1".
The bi-phase clock consists of a basic 40 k Hertz oscillator,
two one-shots and a divide by two circuit, giving an internal
clock frequency of 20 k Hertz. The delayed clock output
lags the clock by 90 degrees and is used in decoding cir-
cuits to inhibit glitches on decoded outputs during flip-
flop transitions.
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3.4.4 ANALOG-DIGITAL CONVERTER (SCHEMATIC SIC39107024)
The analog to digital converter is a 10-bit unit utilizing ••
the dual-slope principle and a zero-crossing detector. The
basic circuits are a buffer amplifier, reference amplifier,
integrating amplifier, dual J-FET switch,, and a comparator.
The buffer amplifier serves as interface between all house-
keeping data sources and the integrating amplifier. The
reference amplifier provides a very stable source of
current and its reference is a temperature controlled Zener
diode. One of the J-FET switches controls the reference cur-
rent to the integrating amplifier. The other J-FET switch
discharges the integrating capacitor and holds it in a
zero charge state during the clamp time interval. The
integrating capacitor is a 2 microfarad polycarbonate with
very low leakage, low dissipation factor, and. low tempera-
ture coefficient. The integrating amplifier provides drive
to the comparator, which has approximately 10 mV of hysteresis
to eliminate false zero-crossing output. The comparator
output is used in the timing control of the A/D Control
Logic.
The timing sequence of the conversion process is shown
in the Analog-Digital Conversion Timing Chart, Fig. 6.
The operation is as follows: The multiplexer is gated on
(enabled) and an analog voltage is fed to the buffer amplifier,
which charges the integrating capacitor through a 49.9 K ohm
resistor for a fixed time (.051 sec.). The capacitor will
assume a charge dependent upon the analog voltage level which
is limited to a maximum of 5 volts. The multiplexer is then
switched off, the reference current is switched in, and
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the capacitor is discharged at a constant rate from the
reference circuit. When the capacitor charge passes through
zero the comparator changes state and stops the conversion
process. The digital word is generated in the A/D Control
Logic and is discussed in Section 3.4.5.
Sources of error in the analog-digital conversion are offset
voltages in the amplifiers, leakage current through -the
J-FET switches, variation in the reference circuit and
comparator offset. The offset voltage of the amplifiers
and comparator are specified to be less than 3 mV.
Leakage current through the J-FET switches was measured
and caused no error under actual circuit operation. The
reference circuit has a temperature compensated Zener
diode reference, and the actual measured temperature co-
efficient for the reference circuit is
 00007%/°C over the
~50°C to +70 °C temperature range. The maximum analog
voltage which may be measured is 5 volts. The resolution
is 5 mV or 1 bit.
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ANALOG-DIGITAL CONVERTER
SPECIFICATION
1. ADC Analog Section
The analog to digital converter is a dual slope type, with
the input range of 0 to 5 volts. The output is 10 bits
with an accuracy of ± 1 LSB over the temperature range of
-25° C to +50° C.
2. Reference Amplifier, Integrating Amplifier and Buffer
Amplifier
VOFFSET 3 mv max
VOFFSET Temp' Coef' 15 yV/°C
IOFPSET .4 na max
Operating Temp. Range -55°C to +125°C
Power Supply Require-
ment/Amplifier ±8 Volts @ .5 ma
Common Mode Rejection
Ratio 85 dB min
Power Supply Rejection
Rate 80 dB min
Large Signal Voltage
Gain 300 V/mv typical
3. Analog Switch
The analog switches are JFET devices with drivers. The
DAS 2132 is a dual unit, each unit having separate control.
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Power Supply Requirements
Logic Level Required for "ON-OFF"
Control (TTL Compatible)
Operating Temp. Range
Resistance of Switch
Turn-on Time
Turn-off Time
+8 volts 2 ma/switch "ON"
0 ma/switch "OFF"
-15 volts 1.6 ma/switch "ON"
0 ma/switch "OFF"
"ON" + 3 Volt
"OFF" 0 Volt
-55°C to +125°C
"ON" = 80 ohms
"OFF" 200 megohms
.5 ysec
.5 ysec
4. In te g rating C apa c i tor
Capacitance/Voltage
Insulation Resistance @ 60°C
Percentage Capacitance Change
Over Temp. Range - 45°C to
+ 90°C
Dissipation Factor (-50°C to
+125°C)
Capacitor Type
2 yf/50 VDC
3000 megohms - microfarads
+1%, -2%
+.5%, -0.0%
metalized polycarbonate
5. Comparator
Power Supply Requirements
Operating Temp. Range
Input Offset Voltage
Input Offset Current
Bias Current
+8 volts @ 10 ma
-55°C to +125°C
3 mv maximum
10 nA maximum
*,
100 nA maximum
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3.4.5 A/D CONTROL (SCHEMATIC SIC39106641)
The A/D Control Module provides the control functions for
the A/D converter, generates the 10 bit digital word plus
two sync bits for the housekeeping data word, and provides
four bits of address to the multiplexer. The A/D conversion
occurs during intervals 2 and 8 and is initiated by the 1
pps. The latch circuit is set and remains on until the end
of the conversion. The gate that sets the latch resets all
counters to zero. When the latch is set, the 11 bit counter
starts, the clamp signal goes low, and enable 1 or enable 2
goes high. When the eleventh bit goes to a high state.
(1024 clock pulses), the enable line goes low, and the
discharge line goes high. The counter continues to count
until "Zero Cross" occurs, which resets the latch and stops
the counter. The number in the counter is the digitized
equivalent of the analog input to the A/D converter. The
data appears on the output gates and is read out during
interval 7 or 13.
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3.4.6 MULTIPLEXER MODULE (SCHEMATIC SIC39106642)
The Multiplexer Module consists of two integrated circuit
packages each containing a 16-channel multiplexer. The two
units are operated as a 32-channel unit. There are 21
sources of data fed through the multiplexer. However, all
channels are used, which allows eleven channels of redundant
data. The multiplexer package contains the decoding logic
required for switching, so it can be operated by the binary
outputs of a 4-bit counter. The multiplexer utilizes the
j-FET device for switches. Diodes clamps are used to
prevent negative bias being applied to the multiplexer.
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MULTIPLEXER SPECIFICATION
*,
The Multiplexer Specifications are outlined below.
The multiplexer serves as a switching device to route various
analog voltages to the analog-to-digital converter (ADC).
The individual channel switches must have an "ON" resistance
small such that the analog voltage being switched is not
lowered significantly. The "OFF" resistance must be sufficient-
ly high to avoid "cross-talk" or leakage from the "OFF" chan-
nels to the channel being measured.
Number of Channels
Power Requirement, Total
"ON" Resistance
"OFF" Leakage Current
Channel Addressing
Cross Talk with V.
Environmental
Analog Voltage Range Input
16 x 2 = 32
(+5 Volts @ 9.6 ma) x 2 = 96 mw
(-8 Volts @ 16 ma) x 2 = 256 mw
1200 ohms maximum
<_ 250 Picoamps
Compatible to TTL Logic
20 VP-P, 100 kHz - - - -80 dB
MIL-STD 883, Condition B
0.0 to +5.0 Volts
i 90
3.4.7 OUTPUT BUFFER AND WORD SYNC GENERATOR ( SCHEMATIC
SIC39106645)
The Output Buffer and Word Sync Generator interfaces all
data from the EPS to the CSM telemetry. The sync word
is also generated in this module. During Word 1 time
interval the word sync gate is enabled and the sync
word (0111000100101) is fed out on the data lines. The
2
output buffers are standard power T L logic chosen to
special parameters so that they may be driven by derated
low power logic. The inputs to the output buffer are
connected in the WIRED-OR configuration, and input data
originates in the Data Compressor Module (digital data),
the A/D control module (analog data) and the word sync
generator circuit. The output of the buffer is designed
to meet the interface'requirements as specified in the
Electrical ICD MH04-02110-234.
The output bits are required to reach their sampled voltage
level within 20 milliseconds after the positive going
edge of the 1 Hertz clock pulse (Section 3.4.1). This
allows approximately 9 charging time constants for ..the
output positive going pulse. The pulse will rise to 3.5
volts in 5 time constants, giving a large safety margin.
The discharge time constant for a data bit "0" is
approximately 10 times shorter, so no timing problems
occur for the "0" bit data. All output data lines are
fed out through filters.
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3.5 POWER SYSTEMS
The EPS Power System was designed to receive the +28 V
available from the spacecraft and provide the proper out-
put voltages to both the EPS detectors and the electronic
subsystems. The design criteria for the EPS power subsystems
were partially specified in the EPS Electrical ICD
NR #MH04-02119-234 and in the Electromagnetic Compatibility
Design Criteria NR Document #MH04-0257-234.
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3.5.1 INPUT FILTER
The three plus 28 Vdc power inputs and power ground from
the CSM are routed to the EPS power input filter (see Block
Diagram and Schematic SIC39106640) . Withili the Input
Filter, all four lines are routed through circuits that
protect the EPS from voltages of reverse polarity and
from noise and interferences conducted into the EPS. The
Input Filter also provides filtering for interference
generated within the EPS and conducted out the power lines.
The three power lines are then routed to the individual
subassemblies.
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Revised 9-20-71
ELECTRON-PROTON SPECTROMETER
INPUT FILTER MODULE SPECIFICATIONS
A
- Inputs; The EPS Input Filter Module shall accept four
separate inputs. These inputs are:.
1. Electronics Power Input: 27.5 Vdc ± 2.5 Vdc
2. Detector Bias Power Input: 27.5 Vdc ± 2.5 Vdc
3. Heater Power Input: 27.5 Vdc ± 2.5 Vdc
4. Power Ground
B. Outputs; The Input Filter Module shall provide four
separate filtered power outputs to the EPS. These out-
puts are:
1. Electronics Power (filtered)
2. Detector Bias Power (filtered)
3. Heater Power (filtered)
4. Power Ground (filtered)
C. RgJL* Tne Input Filter Module shall provide the necessary
electronic circuits' to meet or exceed the requirements of
North American Rockwell Corp., Space Division Document
MH04-02057-234, Electromagnetic Compatibility Design
Criteria.
D. Operating Temperature Range; -25°C to +50°C
E. Survival Temperature Range; -50°C to -f.65°C
97
EPS-161
Revised 9-20-71
Page 2
F. Ground Isolation; There shall be a minimum of 1 megohm
resistance between the power ground and the EPS external
structure"(chassis ground).
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3.5.2 LOW VOLTAGE POWER SUPPLY
The Low Voltage Power Supply (see Block Diagram and
Schematic SIC39106637) receives filtered +28 V which is
regulated down'to +20 Vdc by utilizing a switching
regulator. A switching regulator was used because of
the efficiency required. The regulator output is then
utilized by the dc/dc converter. There are three separate
output windings on the dc/dc converter transformer. These
windings produce six different output voltages. One of
these outputs (the +8V) is a].so regulated down to +3.0 V.
to provide a stable reference voltage for the pulse-height
discriminator subassemblies.
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EPS-45B
Revised 9-20-71
LOW VOLTAGE POWER SUPPLY
SPECIFICATIONS
A. Input Voltage; 27.5 ± 2.5 Vdc
B. Input Current; I. (max) <_ 557 ma @ 28 Vdc
C. RFI; Must meet or exceed the requirements of North
American Rockwell Corp., Space Division Document
MH04-02057-234, Electromagnetic Compatibility, Design
Criteria.
D. Operating Temperature Range; -25°C •<_ TQ <_ +50°C
E. Survival Temperature Range; -50°C < T < +65°C
• .. • I.•-••ma ..I •« ..• in /i—i ,.— ..^ .•.•! .. — .»..•• . —• sUJTV *^
F. Outputs; The LVPS must provide the following outputs
(with the
Voltage
+ 8 Vdc
-8 Vdc
+ 5 Vdc
-5 Vdc
+25 Vdc
-15 Vdc
+3.0 Vdc
given specifications) :
Current
175 mamp
150 mamp
900 mamp
115 mamp
10 mamp
1 mamp
2 0 mamp
Regulation
+0.2 Vdc
-0.0 Vdc
+0.2 Vdc
-0.0 Vdc
±0.3 Vdc
±0.3 Vdc
±2.0 Vdc
±2.0 Vdc
±0.01 Vdc
Maximum
Ripple
25
25
50
50
150
mvpp
mvpp
mvpp
mvpp
mvpp
150 jnvpp
1.0 mvpp
Maximum
Spike
50 mvpp
50 mvpp
50 mvpp
50 mvpp
50 mvpp
50 mvpp
5 mvpp
102
3.5.3 DETECTOR BIAS SUPPLY
The +28 Vdc for the Detector Bias Supply (see B'lock ':
Diagram and Schematic SIC3910638) is regulated down to
+21 Vdc in order that the bias applied to the EPS detectors
will not be affected by fluctuations in the spacecraft
power-lines. This regulated +21 Vdc is then fed to the dc/dc
converter which generates a 350 volt square wave. This is
rectified, filtered and applied to the detectors cathode
thru the bias filter subassembly.
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EPS 41A
Revised 9-20-71
DETECTOR BIAS SUPPLY
SPECIFICATIONS
A. Input Voltage; 27.5 ± 2.5 Vdc
B. Input Current: Maximum <_ 50 ma @ 28 Vdc
C. RFI ; Must meet or exceed the requirements of North
American Rockwell Corp. , Space Division Document
MHO 4- 020 57- 23 4, Electromagnetic Compatibility, Design
Criteria.
D
" Operating Temperature Range; -25°C to +50°C
E. Survival Temperature Range; ~50°C to -!-65°C
F. Output ; The Detector Bias Supply must provide the
following output:
Maximum Maximum.
Voltage Current Regulation Ripple^
+ 350 Vdc 10 via •' ±17.5 Vdc 500 mvpp 10 ravpp
G. Monitor Output; The detector bias supply must provide
an analog output voltage that is directly proportional to
the bias voltage. The monitor output must have the follow-
ing characteristics:
Output
Amplitude Impedance
0 to 5 Vdc < 1 Megohm
106
3.6 HEATER CONTROL SYSTEM
The Heater Power +28 Vdc line and power ground are routed
to the Heater Control (see Block Diagram and Schematic
SIC39106639) subassembly. The +28 Vdc is regulated to +10
Vdc for use as a stable reference for the temperature
sensing circuit. The temperature sensing circuit consists
.of a thermistor and schmitt trigger, with the trip points
set at 0° C (heater turn-on) and 10° C (heater turn-off).
The output of the schmitt trigger is' amplified and utilized
to apply power, as necessary, to four individual skin
heaters bonded to the electronics assembly housing. In
addition to controlling the 6 watt heater, the schmitt
output is also buffered and routed to the EPS Data Processor
to provide the status of the EPS heaters (i.e., whether on
or off) .
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HEATER CONTROL
SPECIFICATIONS
A. Input Voltage; 27.5 ± 2.5 Vdc
B. Input Current; I in (Max) = 214 ma @ 28 Vdc
C. RFIt Must meet or exceed the requirements of North
American Rockwell Corp. Document MH04-02057-234, Electro-
magnetic Compatibility, Design Criteria.
D. Operating Temperature Range;
-25°C <_ T <_. +50°C
E. Survival Temperature Range;
-50°C < Tgurv < + 65°C
F
* Operation; The Heater Control will sense the temperature
of the EPS electronics package and provide 6 watts of heater
power when the temperature drops below 0° C. When the
temperature of the electronics package rises to 10° C, the
Heater Control shall remove the 6 watts of heater power.
G
- Outputs; The Heater Control shall provide a bi-level
output to the EPS Data Processor indicating whether the
heater is on or off.
110
3.7 PERFORMANCE OF THE EPS SCIENTIFIC DATA ACQUISITION
SYSTEM ' /
Errors, introduced by the EPS Scientific Analog and Data
Processor Systems fall into two catagories, those errors
affecting counting rate measurements and those errors
affecting spectrum shape measurements. The following
quantitative analysis is limited by the accuracy of measure-
ments made to date.
3.7.1 ERRORS AFFECTING COUNTING RATE ACCURACY
3.7.1.1 Data Roundoff
This source is exactly known. Compensation is possible
within ±004% as allowed by statistical variations* The
error arises from the detail of the digital readout. Since
only the seven most significatn bits of any counter-memory
module are telemetered per recording the worst case data
loss occurs when the preceeding insignificant counter-memory
bits are all in a logic one condition and is the value of
the least significant recorded bit* The minimum error
occurs when the preceeding insignificant bits are in a logic
zero condition. This error is zero. An illustration of these
two conditions is:
Maximum
Error 0 0 0
Minimum
Error 0 . . 0 0
Nonrecorded
MSB
1 0 0 0 0 0 0
1 0 0 0 0 0 0
Recorded
1 1 1 - 1 1 1 1 1
0 0 0 0 0 0 0 0
Lost Information
Leading Zeroes Information
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Since, to a first approximation, all combinations of
unrecorded bits are equally probable a simple solution is •
to arbitrarily increment the EPS digital output by one
half the value of the least significant recorded bit» The
error is now ± 1/2 least recorded significant bit.
3.7.1.2 Inaccuracy in Correction for Loss of Data Due
to Pile-Up
Since the role of the EPS is to detect the random occurrance
of charged particle events considerable care was exercised
to insure proper performance in this regard. In nuclear
particle detection systems measuring circuits exhibit a
characteristic resolving time, T. The effect of this
resolving time is evidenced by an increasing loss of data
as the true input count-rate increases. The mathematical
relationship between the true counting-rate, R, and the
measured counting-rate, r is generally taken to be:
R =
In actual practice for systems operating at near capacity
counting levels, T is a complex function dependent upon the
counting threshold value, input pulse height distribution,
amplifier gain stability , amplifier offset stability and ampli-
fier overload characteristics. T has been experimentally
determined for one set of conditions to be 1 ± .Sysec
for the 360 nsec time constant amplifier. JThis value was
determined for 1 Mev monoenergetic input signals and a
112
counting threshold of 300 keV. Graph (Figure 1) of
measured counting-rate as a function of true input
counting-rate, is included. Optimum values will be determined
for an assumed pulse height spectrum and known counting
threshold values. The error due to this source will then
be reduced to approximately ±3% for an input rate of
250,000/sec.
The total error to counting rate should be less than ±3.4%
at counting rates up to 250,000/sec.
3.7.2 ERRORS AFFECTING SPECTRUM SHAPE MEASUREMENT
3.7.2.1 Counting Threshold Settability
The accuracy to which a counting threshold can be set is
determined by the accuracy of calibration data and the
resolution of the threshold control potentiometer. Cali-
bration data is known to within ±0.5% and the potentiometer
resolution allows ±1.0% control. The total settability
then is good to ±1.0 ±0.5%..
3.7.2.2 Counting Threshold Changes due to Temperature
Variation
Data collected to date indicate a change in counting threshold
of +3. for a temperature range of -25°C to +50°C.
-5°
3.7.2.3 Counting Threshold Changes due to ^Power Supply
Variation
Data collected to date indicate a change in counting threshold
of 0.4% for worst case variation of all power supplies.
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3.7.2.4 Counting Threshold Changes due to Random Input
Signals • •
\
Data collected to date indicate a change in counting threshold
of +1.3% for the 360 nsec time constant amplifier channel
at an input rate of 250,000/sec. .Similar data taken for
the 220 nsec time constant amplifier channel indicate a
threshold change of +0.3% (Figure 2 and 3).
The worst case threshold shift is +6.2a for the 360 nsec
-8 2
amplifier channels. .
3.7.3 MAXIMUM EPS ANALOG ELECTRONIC SYSTEM ERROR SUMMARY
Error Type
Counting-Rate Errors
Data Roundoff ±0.4%
Pile-Up Correction ±3.0%
3.4% '
Spectral Shape Errors
Counting Threshold ±1.5%
Settability
Counting Threshold +3.0^.
Temperature Variations -5.0°
Counting Threshold Power ±0.4%
Supply Variation
Counting Threshold Rate +1.3%
Changes
 +6>2%
-8.2%
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3/c244xl07SEC
1 1
30 r-
20
10
80
POST AMP T =360N sec
PROTON BEAM AT « 2 M
AREAS NORMALIZED TO
7xl03/SEC
1.0
320
Figure 3 TYPICAL,. EPS DETECTOR/ANALOG ELECTRONICS
END TO END PERFORMANCE AT 2 INPUT RATES
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4. THERMAL DESIGN
The thermal design of the Electron-Proton Spectrometer
is based on providing thermal control of the instrument
by passive techniques for normal continuous operation.
An integral heater for maintaining the instrument at
survival temperature in the event of the need to reduce
power to the instrument is provided. This heater may be
used to provide additional heating during cold orbits if
required. . • ...
4.1 THERMAL SPECIFICATION .
Temperature limits for the Electron-Proton Spectrometer
shall be:
• Operational Survival
Detectors . -58°F to +50°F -58°F to +122°F
Electronics -13°F to +122°F- -58°F to +150°F
Available heater power = 6.0 watts.
The thermal design shall provide adequate thermal control
for normal continuous operation of the EPS when not
directly oriented toward the sun.
118
4.2 DETAILED THERMAL DESIGN
As can be seen from the thermal control diagram (Figure 1),
the instrument is isolated from the spacecraft structure by
means of glass-fibre bushings at "each of .the hold-down
bolt locations. This minimizes the effect that variations
in the spacecraft skin temperature has upon the instrument
temperature. The vibration isolators, by virtue of their
material (silicone rubber) and construction, provide
additional isolation of the, electronics package from the
outer structure of the instrument.
The top plate and electronics package comprise a unit that
is isolated thermally from the rest of the structure. The
thermal interface between the.two assemblies has been
designed to provide a temperature gradient of 30 - 50° F
since the electronics assembly is required to run warmer
than the detectors. Cat-a-lac black enamel is applied to
the two opposing faces in order that about 50% of the inter-
nal power be radiated to the top plate. Radiant coupling
increases with temperature, thus tending to prevent exceedingly
high or low temperatures in the electronics assembly. The
remainder of the internal power is conducted to the top plate
through four electrical grounding straps and twenty-one
glass-fiber spacers, whose size and material have been
selected to provide a controlled thermal conductance.
The heaters are mounted in the bottom slice of the electronics
package, and their operation is controlled" by an internal
sensor monitoring the temperature of the electronics. The
heaters are programmed to turn on when the electronics tempera-
ture reaches +32°F and turn off when the temperature has
risen to +50°F.
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The anticipated temperatures for the Engineering Test
Unit are shown in Table I.
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4.3 THERMAL TEST UNIT RESULTS
For the thermal/vacuum test of the EPS Thermal Test Unit,
seven test modes were run, simulating various flight con-
ditions. These were:
Test Case 1. Cold Orbit {B =
Test Case 20 Survival (B =
Test Case 3.
Test Case 4.
Test Case 5.
Test Case 6. Pre-Docking (B
Test Case 7. Pre-Docking (B
Survival
Survival
Hot Orbit
(B = 73-
(B = 0°)
(B = 0°)
73-1/2°) 13.4 W -f 6W heater
power available
73-1/2°)' 6.0 W heater power
only
2°) No power
No power
13.4 W
73-1/2°) Zero power
73-1/2°) 13.4 W
Heat inputs to the various test cases are shown in Table 2,
Test results for the detector and electronics temperature
are as shown in the table of Table 3.
X^ jjr
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TABLE 3
TEST RESULTS - THERMAL TEST UNIT
TEST FINAL TEMPERATURE
CASE DETECTORS ELECTRONICS
-24°F 54°F
-49°F - 7°F
-73°F -66°F
.-45°F -40°F
6°F 83°F
93°F 93°F
114°F 177°F
125
4.4 THERMAL ASPECTS OF DERATING REQUIREMENTS
During the design and development of the EPS printed
circuit (pc) board and welded module subassemblies, due
consideration was given to the elimination of thermal "hot '
spots" within these subsystems to comply with the derating
requirements of the EPS. During the design and fabrication
of the EPS Thermal Test Unit, an effort was also made to
simulate, as close as possible, .the actual heat profile of
these subsystems. This was done, in part, to determine if
there were components within certain subsystems, which might
reach temperatures approaching the derating temperature
limits of the electronic components.
Data from the thermal vacuum tests during a simulated "hot
orbit" condition indicated that the pc board ground plane
temperatures were only about 2°F higher than the 82°F
temperature of the surrounding structure to which the boards
were mounted. Evaluation and testing of the actual pc
boards indicated that the worst-case "hot spot" of any pc
board in the EPS was located on the discriminator pc board.
This board contained two integrated circuits (1C); a
SE526K Comparitor and a SNC5473T-03 dual flip-flop,- These
IC's experienced temperatures of 109°F and 136°F respectively
which represented temperature increases of 25°F and 52°F
above the pc board ground plane temperature (84°F).
The temperature of the data processor mother-board,
measured during a simulated "hot orbit" condition, indicated
that it was operating at 88°F, which was 6°F higher than
126
the 82°F temperature of the surrounding structure to which
it was mounted. The worst-case "hot spot" measured on.
the data processor was within the multiplexer module. This
module dissipated 400 milliwatts and operated at a
maximum temperature of 135°F, which was 47°F higher than
the 88°F temperature of the mother-board.
r
5. MECHANICAL DESIGN
The mechanical design of the Electron-Proton Spectrometer
is required to meet the Environmental ICD, NAR document
MH04-02120-434 and the requirements of the end item
specification. Additionally, the design must protect
the electronics package from the extremes of the
environmental requirements, where these are so severe as
to be potentially damaging to the electronics, such as the
random vibration requirements.
The intent has been to meet this requirement as simply as
possible, using basic materials and making one component
serve more than one function wherever possible. Many
aspects of the design have been determined by thermal and
packaging needs, together with the electronics requirements«
5.1 DESIGN SPECIFICATION
The environmental design specification is largely contained
in the Environmental ICD, but portions of it are reproduced
here. The basic requirements are random vibration, shock
and acceleration. A pressure requirement also exists due
to the controlled pressure leak from the spacecraft during
launch.
The requirements for acceleration, vibration, shock, acoustic
and pressure are shown in the accompanying. Figures 1 through
6.
128
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TIME SECONDS) ;
Figure 1. ACCELERATION - VARIATION WITH TIME.
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Random:
R-Axis
Max Q and liftoff simulation - 80 seconds duration
20 to 175 Hz + 9 dB/octave increase
175 to 350 Hz 6.0 g2/Hz
350 to 2000 Hz - 3 dB/octave decrease
Transonic/Mach. 1 simulation - 10 seconds duration
20 to 175 Hz + 9 dB/octave increase
175 to 350 Hz 10.0 g2/Hz
350 to 2000 Hz - . 3 dB/octave decrease
X-Axis
20 to 75 Hz +6 dB/oct increase
75 to 175 Hz 0.085 g2/Hz
175 to 300 Hz +6 dB/oct increase
300 to 1000 Hz 0.025 g2/Hz
1000 to 2000 Hz . -6 dB/oct decrease
T-Axis
20 to 100 Hz +6 dB/oct increase
100 to 440 Hz ' 0.04 g2/Hz
440 to 600 Hz . +18 dB/oct increase
600 to 900 Hz 0.3 g2/Hz
900 to 2000 Hz -12 dB/oct decrease
The excitation shall act along each of the above axes for
a duration of 80 seconds per axis. In addition, the
spectral density shall be increased by 4 dB above the
nominal for a duration of 10 seconds per axis.
Figure 2. VIBRATION QUALIFICATION LEVELS
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Sinusoidal:
5-35 Hz @ ± .25 along each of three orthogonal axes as
follows : Sweep at .3 octaves per minute from 5 to
35 to 5 Hz.
Figure 2. VIBRATION QUALIFICATION LEVELS.
(Continued)
SHOCK
Qual. Test:- 20 g, 11 millisecond duration, terminal
sawtooth to MIL-STD-810B, Method 516.1,
Procedure 1.
Bench handling test to MIL-STD-810B, Method
516.1, Procedure. V.
Additionally, to meet the requirement of the CSM fairing
shock response spectrum.
Figure 3. SHOCK
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ACOUSTIC ENVIRONMENT - CSM FAIRING EXTERNAL NOISE SPECTRA
1/3 OCTAVE
BAND CENTER
FREQUENCY
(CPS)
25
31.5
'40
50
63
80
100
125
160
200
250
315
400
500
630
800
1000
1250
1600
2000
2500
3150
4000
5000
6300
8000
OVERALL
1/3 OCTAVE
BOOSTER
ENGINE
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130
129
128
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BAND SOUND PRESSURE
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Figure 5. ACOUSTIC SPECIFICATION
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A pictorial representation of the instrument is shown
in Figure 1, which indicates the axes of the instrument.
The instrument is required to meet the physical interface
requirements of North American Rockwell drawing No.
MH04-02118-134, Electron/Proton Spectrometer - Envelope/
Installation.
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Figure 7. INSTRUMENT AXES
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5.2 DETAILED MECHANICAL DESIGN
*.
t
5.2.1 STRUCTURAL
As can be seen from Figure 8 Diagram of the EPS, the
instrument package consists essentially of an outer housing
and an electronics package.
The outer housing is combined with the mounting flange of
the instrument, and is hard-mounted to the spacecraft
support structure. As previously mentioned under thermal
design, the mounting flange incorporates glass-fiber bush-
.ings at the hold-down bolt holes to isolate the instrument
thermally from the spacecraft structure. Additionally,, a.
silicon rubber '0-ring' cord seal is provided on the
underside of the flange to seal the 1/16" gap between the
flange and spacecraft structure, to maintain.N.A.R,'s
differential pressure requirement for a. controlled leak
rate of the CSM. The baseplate is an integral part of
the outer housing and carries the electrical connectors
to interface with the spacecraft wiring. Two grounding
straps are attached to the outer housing at two hold-down
bolt locations and make contact with the spacecraft structure
when the instrument is in position.
The electronics unit is supported within the .outer, housing
by means of 8 vibration isolators. These isolators reduce
the shock and vibration inputs to acceptable levels for
survival of the various electronics within the unit, and
also provide additional thermal and electrical isolation
from the main structure.
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The top plate and electronics housing comprise the
electronics unit. Radiation detectors are mounted to
the top plate and wired to their respective electronics,
and the top plate is mounted on the electronics package
as previously mentioned under thermal design^ A
reflective shield covers the gap between the top plate
and outer housing required to accommodate the movement
of the vibration isolators under shock, vibration and
acceleration conditions. Figure 9, cross-section view
of the EPS shows in more detail how the structure and
electronics are arranged.
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Figure 9. CROSS SECTION VIEW OF EPS
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5.2.2 PACKAGING OF THE EPS
\
The Modular Electronic Packaging Design (Figure 10) made
possible the separate development of the various portions
as the circuit design for the individual functions became
established.
Each slice incorporates its own housing, structural integrity,
circuit board mounting thermal transfer paths, and its con-
nectors.
Each slice is capable of being designed, built, assembled,,
and tested as an individual unit.
Each slice in the EPS has been designed for its electronic
circuitry's own pecxjliar functional .requirements.
Each printed circuit board mounts in a completely enclosed
cavity in the slice (Figure 9). The cards' circuit ground
.plane around its perimeter is completely in contact with the
slice mounting flange, thus providing excellent signal
return and thermal transfer paths. This enables circuitry
such as the detector bias supply, inherently noisy, to be
placed in the pre-amplifier slice, avoiding any interference
with the pre-amplifier's sensitive circuitry. Each of the
five data channels are electrostatically shielded from each
other as well as from the other circuitry. The exceedingly
*.
large common ground (Ground Plane) areas reduces noise
pickup and capacitance and also serves as a thermal transfer
path thus reducing component hotspots and at the same time
providing structural integrity at minimum weight«
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MOUNTING .
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TROL CARD
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POWER SUPPLY
OUTER HOUSING
*•
Figure 10. PACKAGING CONCEPT OF
ELECTRON-PROTON SPECTROMETER
Each slice housing serves as a basic structure for the
assembly, a chasis for mounting circuit boards and parts,
a transfer medium for signal return, thermal heat sink,
and shielding for electrostatic interference protection.
As can readily be seen, the slice housing must be fabricated
as a precision machined unit. Each slice is machined from
a solid billet of 6061-T651 aluminum alloy, chosen for its
structural strength, light weight, thermal conductivity,
machineability, and nominal cost. Such a fabrication design
would have been prohibitively costly only a few years ago.
However, today, with many common features between the
slices and with tape-driven numerical-control machine tools,
the costs are drastically reduced. Its cost effectiveness
increases on the basis of design advantages arid in comparison
with other types of construction.
Among the advantages offered by this packaging design are;
o Provides accessibility to.printed circuit boards and their
components.
0 Permits removal and replacement on individual slices with-
out rewiring.
© Enabled the utilization of one printed circuit board
layout for the detector bias filter, pre-amp, post
amp, pulse height discriminator.
The slice module concept, as described, demonstrates its
value in providing a soundly engineered packaging method
for the many diverse types of circuitry required for the
EPS, at the same time allowing for the changes and additions
to circuitry without excessive delays in the delivery
schedule.
 ;
144
5.3 MECHANICAL PERFORMANCE
The Qualification Test Unit of the EPS has been subjected
to the random vibration criteria of qualification test
requirements and successfully withstood the levels imposed.
The instrument withstood Sinusoidal scans at 3 octave/min.
from 5 - 3 5 Hz at .25 g without ill effects-
Additionally, the 20 g7 11 millisecond, terminal saw-tooth
shock test has been conducted on the Qualification Test
Unit with no problems.
Typical responses of the electronic package to the
random vibration input at the high energy level (4 dB
above nominal) were:
r
R axis 6.9 g rms The responses are relatively
. . . . -70 higher in the X- and T-axes
x axis 7
*
u g rms
 due to lower damping ratio
T axis 4.0 g rms in these axes
In response to the shock pulse, the electronics package
response was in the order of 10 - 15 g peaks.
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PACKAGING SPECIFICATION
Mechanical Requirements
A. Lightweight yet sufficiently rigid to withstand
vibration environment of spacecraft.
B. Stress-relieving all solder connections on
printed circuit boards.
Thermal Considerations
Good internal heat transfer for electrical
components providing adequate thermal management.
Electrical Requirements
A. Excellent shielding between analog circuitry and
data channels.
B. A good common high frequency signal return path
for the analog circuitry,
Cost/Functional Considerations
A. Modular packaging concept allowing for design
and fabrication of each circuit through tests
independent of other circuitry or changes elsewhere
in the instrument.
B. Standariz;ation of common printed circuit boards and
other circuitry for minimum design, fabrication
time, and minimum spare assembly requirements.
C. Access to circuitry test points, and adjustable
components and easy maintenance.
D. Use of welded cordwood modules for circuitry requir-
ing .high packaging 'density for weight consideration,
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